Serial Number: 09/745114

Filing Date: December 20, 2000
Title: LOW LEAKAGE MIM CAPACITOR

Page 2 Dkt: 303.714US1

IN THE CLAIMS

- 1. (Currently Amended) A capacitor, comprising:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes.
- 2. (Original) The capacitor according to claim 1, wherein the one electrode is a tungsten nitride and the buffer layer is a tungsten oxide.
- 3. (Original) The capacitor according to claim 2, wherein the dielectric layer is a tantalum oxide.
- 4. (Original) The capacitor according to claim 1, wherein the buffer layer has a orthorhomic crystalline structure.
- 5. (Currently Amended) A capacitor, comprising:
 - a first electrode;
 - a second electrode;
 - a dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten trioxide buffer layer interposed between <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes.
- 6. (Original) The capacitor according to claim 5, wherein the buffer layer has a orthorhomic crystalline structure.
- 7. (Original) The capacitor according to claim 5, wherein the one electrode includes tungsten.

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 3 Dkt: 303.714US1

- 8. (Original) The capacitor according to claim 7, wherein the buffer layer is grown by oxidizing the one electrode.
- 9. (Currently Amended) A capacitor, comprising:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer interposed between <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer includes a refractory metal.
- 10. (Original) The capacitor according to claim 9, wherein the buffer layer is of the formula MOx, and M is a metal component from a group consisting of tungsten, tantalum, zirconium, and hafnium.
- 11. (Original) The capacitor according to claim 9, wherein the buffer layer has a orthorhomic crystalline structure.
- 12. (Currently Amended) A vertical capacitor, comprising:
 - a bottom electrode;
 - a top electrode positioned above the bottom electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode.
- 13. (Original) The capacitor according to claim 12, wherein the bottom electrode is a tungsten nitride and the buffer layer is a tungsten oxide.

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 4 Dkt: 303.714US1

14. (Original) The capacitor according to claim 13, wherein the dielectric layer is a tantalum oxide.

15. (Original) The capacitor according to claim 12, wherein the buffer layer has a orthorhomic crystalline structure.

- 16. (Currently Amended) A capacitor, comprising:
 - a bottom electrode;
 - a top electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and
- a metal oxide buffer layer intermediate <u>and directly adjoining</u> the dielectric layer and the bottom electrode, wherein the metal in the buffer layer is a refractory metal.
- 17. (Original) The capacitor according to claim 16, wherein the metal in the buffer layer is tungsten.
- 18. (Original) The capacitor according to claim 17, wherein the bottom electrode comprises a metal nitride, and the metal in the bottom electrode is a refractory metal.
- 19. (Original) The capacitor according to claim 18, wherein the bottom electrode comprises tungsten nitride.
- 20. (Currently Amended) A capacitor, comprising:
 - a bottom electrode;
 - a top electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 5 Dkt: 303.714US1

a metal oxide buffer layer intermediate <u>and directly adjoining</u> the dielectric layer and the bottom electrode, wherein the bottom electrode comprises a metal nitride having a metal component which is the same as the metal component of the metal oxide buffer layer.

- 21. (Original) The capacitor according to claim 20, wherein the dielectric layer comprises tantalum oxide.
- 22. (Original) The capacitor according to claim 21, wherein the metal component of the bottom electrode and the buffer layer includes tungsten.
- 23. (Currently Amended) A capacitor, comprising:
 - a bottom electrode;
 - a top electrode;
- a single compound, dielectric layer interposed between the bottom electrode and the top electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the bottom electrode and the top electrode;

wherein at least one electrode selected from the group consisting of the bottom electrode and the top electrode comprises tungsten nitride.

- 24. (Original) The capacitor according to claim 23, wherein the dielectric layer is a metal oxide of a different type than the buffer layer.
- 25. (Currently Amended) A capacitor, comprising:
 - a first electrode;
 - a second electrode;
- a single compound, tantalum oxide dielectric layer interposed between the bottom electrode and the top electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the bottom electrode and the top electrode;

wherein at least one electrode is selected from the group consisting of the bottom electrode and the top electrode includes tungsten nitride.

- (Currently Amended) A capacitor, comprising: 26.
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer has an orthorhomic orthorhombic crystal structure.
- (Original) The capacitor according to claim 26, wherein the metal in the buffer layer is 27. tungsten.
- 28. (Currently Amended) A capacitor, comprising:
 - a bottom electrode;
 - a top electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and
- an annealed metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode.
- (Original) The capacitor according to claim 28, wherein the bottom electrode comprises 29. a metal nitride and has a metal component which is the same as the metal component of the metal oxide buffer layer.

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 7 Dkt: 303.714US1

- 30. (Currently Amended) A capacitor, comprising:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer intermediate <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes;

wherein the buffer layer has a dielectric constant greater than the dielectric layer.

- 31. (Original) The capacitor according to claim 30, wherein the one of the first and second electrodes has a metal component which is the same as the metal component of the buffer layer.
- 32. (Original) The capacitor according to claim 30, wherein the buffer layer has an orthorhomic crystalline structure.
- 33. 72. (Previously Withdrawn)
- 73. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode:
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- at least one metal oxide buffer layer interposed between <u>and directly</u> <u>adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

Page 8 Dkt: 303.714US1

Serial Number: 09/745114 Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

74. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

75. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and
- at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

wherein at least one electrode selected from the group consisting of the first electrode and the second electrode comprises tungsten nitride.

76. (Currently Amended) A semiconductor die, comprising:

· an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 9 Dkt: 303.714US1

a first electrode;

a tungsten nitride second electrode;

a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and

a tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and the second electrode.

77. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a tungsten nitride second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and
- a high temperature annealed, tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and the second electrode.
- 78. (Original) The semiconductor die according to claim 77, wherein the high temperature annealed buffer layer is annealed at least 700 degrees Celsius and has an orthorhomic crystal structure.

79. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 10 Dkt: 303.714US1

a metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and the second electrode, wherein the buffer layer has an orthorhomic orthorhombic crystal lattice structure.

80. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and the second electrode,

wherein the buffer layer has a dielectric constant greater than the dielectric layer.

81. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer interposed between <u>and directly</u> <u>adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

- a row access circuit coupled to the array of memory cells;
- a column access circuit coupled to the array of memory cells; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 11 Dkt: 303.714US1

an address decoder circuit coupled to the row access circuit and the column access circuit.

- 82. (Original) The memory device according to claim 81, wherein the electrode selected from the group consisting of the first electrode and the second electrode has a metal component that is the same as the metal component of the buffer layer.
- 83. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

- a row access circuit coupled to the array of memory cells;
- a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the column access circuit.

84. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and

Page 12 Dkt: 303.714US1

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, wherein at least one electrode selected from the group consisting of the bottom electrode of the capacitor and the top electrode of the capacitor comprises tungsten nitride;

a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the column access circuit.

85. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer interposed between <u>and directly</u> <u>adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having an orthorhomic <u>orthorhomibic</u> crystalline structure;

a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the column access circuit.

86. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 13 Dkt: 303.714US1

a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer interposed between <u>and directly</u> <u>adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having a dielectric constant greater than the dielectric layer;

a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the column access circuit.

87. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one, high temperature annealed, metal oxide buffer layer interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

- a row access circuit coupled to the array of memory cells;
- a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the column access circuit.

88. (Currently Amended) A memory module, comprising:

- a support;
- a plurality of leads extending from the support;

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 14 Dkt: 303.714US1

a command link coupled to at least one of the plurality of leads;

a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

a row access circuit coupled to the array of memory cells;
a column access circuit coupled to the array of memory cells; and
an address decoder circuit coupled to the row access circuit and the
column access circuit.

- 89. (Original) The module according to claim 88, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer.
- 90. (Currently Amended) A memory module, comprising:
 - a support;
 - a plurality of leads extending from the support;
 - a command link coupled to at least one of the plurality of leads;
- a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 15 Dkt: 303.714US1

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the <u>bottom</u> <u>first</u> electrode and the <u>top</u> <u>second</u> electrode;

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the

- 91. (Currently Amended) A memory module, comprising:
 - a support;

column access circuit.

- a plurality of leads extending from the support;
- a command link coupled to at least one of the plurality of leads;
- a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 16 Dkt: 303.714US1

a single compound, metal oxide dielectric layer interposed

between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each

tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and

an electrode selected from the group consisting of the first electrode and the second electrode,

the buffer layer having a dielectric constant greater than the dielectric layer;

a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the

column access circuit wherein at least one electrode selected from the group consisting of the

bottom electrode of the capacitor and the top electrode of the capacitor comprises tungsten

nitride.

92. (Currently Amended) A memory module, comprising:

a support;

a plurality of leads extending from the support;

a command link coupled to at least one of the plurality of leads;

a plurality of data links, wherein each data link is coupled to at least one of the plurality

of leads; and

at least one memory device contained on the support and coupled to the command link,

wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a

capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal

oxide buffer layer is interposed between and directly adjoining the dielectric layer and an

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 17 Dkt: 303.714US1

electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having an orthorhomic orthorhombic crystalline structure;

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the

column access circuit.

- 93. (Currently Amended) A memory module, comprising:
 - a support;
 - a plurality of leads extending from the support;
 - a command link coupled to at least one of the plurality of leads;
- a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode:

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one, high temperature annealed metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the

column access circuit.

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 18 Dkt: 303.714US1

- 94. (Currently Amended) A memory system, comprising:
 - a controller;
 - a command link coupled to the controller;
 - a data link coupled to the controller; and
- a memory device coupled to the command link and the data link, wherein the memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the

column access circuit.

- 95. (Original) The system according to claim 94, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer.
- 96. (Currently Amended) A memory system, comprising:
 - a controller;
 - a command link coupled to the controller;
 - a data link coupled to the controller; and
- a memory device coupled to the command link and the data link, wherein the memory device comprises:

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 19 Dkt: 303.714US1

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode; a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the

column access circuit.

- 97. (Currently Amended) A memory system, comprising:
 - a controller;
 - a command link coupled to the controller;
 - a data link coupled to the controller; and
- a memory device coupled to the command link and the data link, wherein the memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having an <u>orthorhomic</u> orthorhombic crystalline structure;

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 20 Dkt: 303.714US1

a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the

column access circuit.

98. (Currently Amended) A memory system, comprising:

a controller;

a command link coupled to the controller;

a data link coupled to the controller; and

a memory device coupled to the command link and the data link, wherein the memory

device comprises:

an array of memory cells, wherein at least one memory cell has a

capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal

oxide buffer layer is interposed between and directly adjoining the dielectric layer and an

electrode selected from the group consisting of the first electrode and the second electrode, the

buffer layer having a dielectric constant greater than the dielectric layer;

a row access circuit coupled to the array of memory cells;

a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the

column access circuit.

99. (Currently Amended) A memory system, comprising:

a controller;

a command link coupled to the controller;

a data link coupled to the controller; and

Page 21 Dkt: 303.714US1

Serial Number: 09/745114

Filing Date: December 20, 2000

LOW LEAKAGE MIM CAPACITOR Title:

a memory device coupled to the command link and the data link, wherein the memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one high temperature annealed, metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

> a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the

column access circuit.

(Currently Amended) An electronic system, comprising: 100.

a processor; and

a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 22 Dkt: 303.714US1

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

- 101. (Original) The system according to claim 100, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer.
- 102. (Currently Amended) An electronic system, comprising:
 - a processor; and
- a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

- 103. (Currently Amended) An electronic system, comprising:
 - a processor; and
- a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 23 Dkt: 303.714US1

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the

bottom electrode and the top electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode; wherein the metal oxide buffer layer has an orthorhomic orthorhombic crystalline structure.

104. (Currently Amended) An electronic system, comprising:

a processor; and

a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

a first electrode:

a second electrode;

a single compound, dielectric layer interposed between the

bottom electrode and the top electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode; wherein the metal oxide buffer layer has a dielectric constant greater than the dielectric constant of the dielectric layer.

105. (Currently Amended) An electronic system, comprising:

a processor; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 24 Dkt: 303.714US1

a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the bottom electrode and the top electrode; and

at least one high temperature annealed, metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between <u>and directly adjoining</u> the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

- 106. (Currently Amended) A capacitor, comprising:
 - an annealed bottom electrode;
 - a top electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and

an annealed metal oxide buffer layer intermediate <u>and directly adjoining</u> the dielectric layer and the bottom electrode.

- 110. (Currently Amended) A memory cell comprising a capacitor and an access device, wherein the capacitor includes:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes.

Serial Number: 09/745114

Filing Date: December 20, 2000

LOW LEAKAGE MIM CAPACITOR Title:

(Original) The memory cell according to claim 110, wherein the one electrode is a 111. tungsten nitride and the buffer layer is a tungsten oxide.

- (Currently Amended) The memory cell according to claim 110, wherein the buffer layer 112. has a orthorhomic orthorhombic crystalline structure.
- (Currently Amended) A memory cell comprising a capacitor and an access device, 113. wherein the capacitor includes:
 - a first electrode:
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten trioxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes.
- (Original) The memory cell according to claim 113, wherein the one electrode includes 114. tungsten.
- (Original) The memory cell according to claim 114, wherein the buffer layer is grown by 115. oxidizing the one electrode.
- (Currently Amended) A memory cell comprising a capacitor and an access device, 116. wherein the capacitor includes:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 26 Dkt: 303.714US1

a metal oxide buffer layer interposed between <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer includes a refractory metal.

- 117. (Original) The memory cell according to claim 116, wherein the buffer layer is of the formula MOx, and M is a metal component from a group consisting of tungsten, tantalum, zirconium, and hafnium.
- 118. (Currently Amended) A processor and a memory cell electrically connected to said processor, wherein said memory cell includes a capacitor comprising:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer intermediate <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes.
- 119. (Original) The memory cell according to claim 118, wherein the one electrode is a tungsten nitride and the buffer layer is a tungsten oxide.
- 120. (Currently Amended) The memory cell according to claim 118, wherein the buffer layer has a orthorhomic orthorhombic crystalline structure.
- 121. (Currently Amended) A processor and a memory cell electrically connected to said processor, wherein said memory cell includes a capacitor comprising:
 - a first electrode;
 - a second electrode;
 - a dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten trioxide buffer layer interposed between <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes.

Serial Number: 09/745114

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

Page 27 Dkt: 303.714US1

122. (Original) The memory cell according to claim 121, wherein the one electrode includes tungsten.

- 123. (Original) The memory cell according to claim 122, wherein the buffer layer is grown by oxidizing the one electrode.
- 124. (Currently Amended) A processor and a memory cell electrically connected to said processor, wherein said memory cell includes a capacitor comprising:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer interposed between <u>and directly adjoining</u> the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer includes a refractory metal.
- 125. (Original) The memory cell according to claim 124, wherein the buffer layer is of the formula MOx, and M is a metal component from a group consisting of tungsten, tantalum, zirconium, and hafnium.
- 126. (Currently Amended) [The capacitor of claim 1,] A capacitor, comprising:
 - a first electrode;
 - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode;
- a metal oxide buffer layer intermediate the dielectric layer and one of the first and second electrodes; and

wherein the dielectric layer directly adjoins the first electrode, and the metal oxide buffer layer directly adjoins the dielectric layer and the second electrode.

Serial Number: 09/745114
Filing Date: December 20, 2000
Title: LOW LEAKAGE MIM CAPACITOR

Page 28 Dkt: 303.714US1

(Previously Added) The capacitor of claim 1, wherein the dielectric layer comprises a 127. single layer.